PHY622X BLE SoC from PHYPLUS



About PHYPLUS

PHY622X BLE SoC is manufactured by PHYPLUS Shanghai, a leading advanced BLE SoC supplier in China.

Key Features for PHY6222

  • Cortex-M0 with SWD (only for debug)
  • 128KB-8MB flash memory
  • 64KB SRAM, retention in sleep mode
  • 4-way instruction cache with 8KB cache RAM
  • 96KB ROM (BLE/BLE Mesh stack)
  • 256bit efuse
  • 22 GPIOs
  • GPIO retention in off/sleep mode
  • IO MUX function mapping
  • All pins can be configured for wake-up
  • All pins for triggering interrupt
  • 3x QDEC
  • 6x PWM
  • 2x PDM/I2C/SPI/UART
  • 4x DMA
  • 8x 12bit ADC with low noise voice PGA
  • 6x 24bit timer, one watchdog timer
  • RTC (w/o calendar)
  • Operating range: 1.8 to 3.6V
  • Embdeed buck DC/DC and LDOs
  • battery monitor
  • RC oscillator hardware calibrations
  • Support BLE 2Mbps protocol
  • Support Data Length Extension
  • Throughput up to 1.6Mbps
  • BLE 5.1
  • Support SIG-Mesh Multi-Feature
  • 2.4GHz transceiver
  • -103dBm @ BLE 125Kbps
  • TX power -20 to _10dBm in 3dB steps
  • AES-128 encryption
  • Link layer hardware
  • Operation temperatrue: -40 to 125 degree
  • RoHS package: QFN32

Restrictions (SPI Flash in XIP mode)

Because embedded flash IP is much expensive than SPI flash memory, more and more SoC starts to use SPI flash memory for both code and data. The code running on SPI flash is called XIP (execution in place) mode. ESP8266/ESP32/RP2040 are using XIP flash as well

As a compromise of XIP flash, the chip has to sacrifise the power consumption, debug, security and clock tree, code execution speed. I have to say it has many restrictions, but it is a real price leader in the market.

Restriction of Toolchain

The code has to be burnt into program flash first before you start to debug. The program software is developed by Phyplus in house, the default language is Chinese. 

Restriction of Memory

Because loading code from XIP flash to RAM is much slower than embedded flash, so PHY622X integrates code cache, but loading code to cache may involve another issue: latency. So some time-critical code has to be run in the RAM, which may reduce useable RAM space for application variables. So it will be an issue if the developer can not address it before making technical decisions.

Restriction of Debug

So far only Keil uVision is supported. Only some special part such as PHY6220 with C-Cky V2 core can be supported by GCC, along with Alibaba.

Restriction of Security

Security has been addressed, secure boot and code protection has been supported.

OpenOCD Programming

Some companies has supported PHY622X devices programming with OpenOCD.

Comments

Post a Comment

Popular posts from this blog

PY32F0XX Low Cost TSSOP ARM Cortex-M0+ Microcontroller

Image
PY32F030 and PY32F003 are manufactured by PUYA Shanghai, who was known as a low cost SPI flash supplier. High performance 32-bit ARM Cortex-M0+core and MCU with wide voltage operating range are adopted. The maximum embedded memory can reach 64K bytes flash and 8K bytes SRAM, and the maximum operating frequency can reach 48MHz. It contains a variety of different packaging types and products. The chip integrates multiple I2C, SPI, USART and other communication peripherals, one 12bit ADC, six 16bit timers, and two comparators. The operating temperature range is -40 ℃~85 ℃, and the operating voltage range is 1.7V~5.5V. The chip provides sleep and stop low-power operation modes, which can meet different low-power applications. Key features: 32bit ARM Cortex-M0+ core Up to 64KB (embedded) flash memory Up to 4KB SRAMClock subsystem for HSI/HSE/LSI/LSE/PLL Clock up to 48MHz Operating voltage 1.7~5.5V Operating temperature -40~85 Up to 30 GPIOs 1x I2C 2x SPI 2x USART 4x bit GP Timer 1x ADC time...
Read more

GD32E230, Cortex-M3 for Industrial Applications

  32bit ARM Cortex-M23 core Up to 72 MHz operation frequency Single-cycle multiplication and hardware diviEder Ultra-low power, energy-efficient operation Excellent code density Integrated Nested Vectored Interrupt Controller (NVIC) 24-bit SysTick timer Internal Bus Matrix connected with AHB master, Serial Wire Debug Port and Single-cycle IO port Nested Vectored Interrupt Controller (NVIC) Breakpoint Unit(BPU) Data Watchpoint and Trace (DWT) Serial Wire Debug Port Embedded Flash Up to 64 Kbytes of Flash memory Up to 8 Kbytes of SRAM with hardware parity checking Clock Internal 8 MHz factory-trimmed RC and external 4 to 32 MHz crystal oscillator Internal 28 MHz RC oscillator Internal 40 KHz RC calibrated oscillator and external 32.768 KHz crystal oscillator Integrated system clock PLL 1.8 to 3.6 V application supply and I/Os Boot Boot from main flash for user code Boot from system memory for boot code Boot from on-chip SRAM Power Saving Modes Sleep, Deep-sleep and Stand...
Read more